INTRODUCTION
As a numerically very efficient discrete variant of the Monte Carlo (MC) technique [1] , the CA [2] method significantly reduces the gap in computational speed between simulation techniques based on solving the full Boltzmann equation, and moment-based approaches such as the hydrodynamic method. The CA method is therefore particularly suited to simulate highly nonlinear charge transport, typical for the ultra-short devices described in this paper. 2 
VERTICAL MOSFET
Molecular Beam Epitaxy (MBE) and Chemical Vapor Deposition (CVD) allow the realization of vertical devices with characteristic channel lengths well below 0.1 tm. Recently, CVD epitaxy was utilized to grow vertical MOSFET's with ultra short channels (see [3, 4] Figure 2 for the 65 nm CVD vertical MOSFET structure. There, the applied drain voltage is 0.5 V.
Based on these geometries, we investigated the drain current saturation behavior of the vertical MOSFET for different channel lengths. Figure 3 shows the output current versus drain voltage for three different channel lengths of 170 nm, 120 nm and 65 nm, respectively. The bias of the gate was fixed to the value of 2V. Clear drain current saturation behavior is found even for the ultrashort, 65 nm device. The increasing output current and output conductance with decreasing channel length reflect a strong barrier reduction at the source junction. Nevertheless, even for high bias condition, no parasitic charge transport occurs in the bulk parallel to the conduction channel. The increase of drain current and output conductance due to the electrostatic effects mentioned above are further enhanced by velocity overshoot in the shorter channels. This velocity overshoot is driven by a high, inhomogeneous electric field along the channel. For the 65 nm n-p-n + structure biased at VD VG 2 V, we find a peak value of 800 kV/cm at the n +p drain junction.
For this bias condition, the average electron velocity in the conduction channel of the 65 nm device is shown in Figure 4 . Pronounced velocity overshoot is evident all along the conduction channel, the maximum velocity being reached at the drain end of the p-buffer, where it peaks to a value of three times the saturation velocity in homogeneous Si.
The overall agreement for the complete currentvoltage characteristics between the CA results and experimental data is exemplified for the 70 nm device in Figure 5 . For this device, simulations were performed up to a bias value of VD 2.5 V, to investigate the occurrence of impact ionization at higher bias. Up to the highest bias point shown, negligible contributions due to impact ionization were found. However, this process becomes important at higher drain bias. Analogous results were found for the 65 nm device.
Bulk Effects
The potential barriers due to the np (source) and pn (drain) junctions prevent a parasitic bulk current from flowing parallel to the channel inversion layer. At the same time, the electric field due to these junctions can reach high values, giving rise to impact ionization or even field breakdown. to improve saturation and avoid impact ionization at a given operating bias. Figure 6 (left) shows the concentration of carriers in the bulk 65 nm n+pn system when a bias of 2 V is applied between the n and n + regions corresponding to the source and drain of the device shown in Figure 1 . The fact that the potential barrier due to the npn junction (Fig. 6) is still intact at this drain bias ensures that no parasitic bulk current is flowing. doping concentration in this p+-buffer is 3x1018 cm -3 The buffer was placed 10nm from the n-p source junction. The buffer extension and position were optimized to reduce the influence of the drain potential on the output current, thus improving the saturation behavior. Its separation from the n-p source junction keeps the value of the junction field low enough to avoid impact ionization. Additionally, punch-through action is reduced due to the higher doping, which is crucial for devices with shorter channels. The drain current reduction due to the presence of the buffer was compensated by reducing the oxide thickness to 4 nm.
Simulation results for the device with the p+-buffer are compared in Figure 8 with measurements made on a transistor with a homogeneously doped channel. The saturation behavior is remarkably improved compared to the characteristics shwon in Figure 5 , and the reduced oxide thickness completely compensates the current reduction due to the p+-buffer. 
